Regviz

Silicon Labs /MGM240PA32VNN /DCDC_S /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/DCDC_NS/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BYPASS)MODE 0IPKTMAXCTRL

MODE=BYPASS

Description

Control

Fields

MODE

DCDC/Bypass Mode Control

0 (BYPASS): DCDC is OFF, bypass switch is enabled

1 (DCDCREGULATION): Request DCDC regulation, bypass switch disabled
IPKTMAXCTRL

Ton_max timeout control

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data